Welcome to Faster Technology's Online Store

Skip to Main Content »

Designing with Versal AI Engine 1: Architecture and Design Flow

This course describes the Versal™ AI Engine architecture, how to program the AI Engines (single kernel programming and multiple kernel programming using data flow graphs), the data communications between the PL and AI Engines, and how to utilize the AI Engine library for faster development. The emphasis of this course is on: ▪ Illustrating the AI Engine architecture ▪ Designing single AI Engine kernels ▪ Designing multiple AI kernels using data flow graphs with the Vitis™ IDE ▪ Reviewing the data movement between AI Engines, between AI Engines via memory and DMA, and between AI Engines to programmable logic (PL) ▪ Analyzing and debugging kernel performance