Designing FPGAs Using the Vivado Design Suite2
This course shows you how to build an effective FPGA design using synchronous design techniques, using the Vivado IP integrator to create a sub-system, using proper HDL coding techniques to improve performance, and debugging a design with multiple clock domains.
Course details with outline, daily schedule and prerequisites.
Currently Scheduled Classes
Designing FPGAs Using the Vivado Design Suite 2-February 8-9,2021 Online
$1,600.00
Title: Designing FPGAs with the Vivado Design Suite 2
Date/Duration: February 8-9, 2021, Two days
Times: 9 AM - 5 PM CST
Location: Online