Welcome to Faster Technology's Online Store

Skip to Main Content »

Designing FPGAs Using the Vivado Design Suite2

This course shows you how to build an effective FPGA design using synchronous design techniques, using the Vivado IP integrator to create a sub-system, using proper HDL coding techniques to improve performance, and debugging a design with multiple clock domains.

1 Item(s)

per page

Set Descending Direction
Designing FPGAs Using the Vivado Design Suite 2-January 23-24,2020 Dallas
$1,600.00

Title: Designing FPGAs with the Vivado Design Suite 2
Date/Duration: January 23-24 2020, Two days
Times: 9 AM - 5 PM CST
Location:  Avnet-Dallas 3101 Pres. George Bush Highway,, Richardson, TX

*Please Note: If a class doesn't have enough enrollment onsite, it may be converted to online.

Learn More

| Add to Compare

1 Item(s)

per page

Set Descending Direction