Designing FPGAs Using the Vivado Design Suite2
This course shows you how to build an effective FPGA design using synchronous design techniques, using the Vivado IP integrator to create a sub-system, using proper HDL coding techniques to improve performance, and debugging a design with multiple clock domains.
Course details with outline, daily schedule and prerequisites.
Currently Scheduled Classes
2 Item(s)
Designing FPGAs Using the Vivado Design Suite 2- August 22-23, 2019 Dallas
Title: Designing FPGAs with the Vivado Design Suite 2
Date/Duration: August-22-23, 2019, Two days
Times: 9 AM - 5 PM
Location: Dallas,TX CST
Designing FPGAs Using the Vivado Design Suite 2- Sept-17-18, 2019 Longmont
Title: Designing FPGAs with the Vivado Design Suite 2
Date/Duration: Sept 17-18,2019 Two days
Times: 9 AM - 5 PM
Location: Xilinx Learning Center 1951 S. Fordham, Longmont, CO
2 Item(s)
You have no items in your shopping cart.
