Designing FPGAs Using the Vivado Design Suite2
This course shows you how to build an effective FPGA design using synchronous design techniques, using the Vivado IP integrator to create a sub-system, using proper HDL coding techniques to improve performance, and debugging a design with multiple clock domains.
Course details with outline, daily schedule and prerequisites.
Currently Scheduled Classes
2 Item(s)
Designing FPGAs Using the Vivado Design Suite 2-January 23-24,2020 Dallas
Title: Designing FPGAs with the Vivado Design Suite 2
Date/Duration: January 23-24 2020, Two days
Times: 9 AM - 5 PM CST
Location: Avnet-Dallas 3101 Pres. George Bush Highway,, Richardson, TX
*Please Note: If a class doesn't have enough enrollment onsite, it may be converted to online.
Learn More
Designing FPGAs Using the Vivado Design Suite 2- Jan 13-14, 2020 Longmont
Title: Designing FPGAs with the Vivado Design Suite 2
Date/Duration: Jan 13-14,2020 Two days
Times: 9 AM - 5 PM
Location: Xilinx Learning Center 1951 S. Fordham, Longmont, CO
*Please Note: if a class doesn't have enough enrollment onsite, it may be converted to online.
Learn More2 Item(s)
You have no items in your shopping cart.
