Designing FPGAs Using the Vivado Design Suite3
This course demonstrates timing closure techniques, such as baselining, pipelining,synchronization circuits, and optimum HDL coding techniques that help with design timing closure. This course also shows you how to debug your design using advanced capabilities of the Vivado logic analyzer.
Course details with outline, daily schedule and prerequisites.