Designing with the Versal ACAP: Architecture and Methodology

ACAP-ARCH

Course Description

This course helps you to learn about Versal™ ACAP architecture and design methodology.
The emphasis of this course is on:
▪ Reviewing the architecture of the Versal ACAP
▪ Describing the different engines available in the Versal architecture and what resources they contain
▪ Utilizing the hardened blocks available in the Versal architecture
▪ Using the design tools and methodology provided by Xilinx to create complex systems
▪ Describing the network on chip (NoC) and AI Engine concepts and their architectures
▪ Performing system-level simulation and debugging

Level: ACAP 1
Course Duration: 3 days
Price: $2400 or 24 Xilinx Training Credits
Course Part Number: ACAP-ARCH
Who Should Attend?: – Software and hardware developers, system
architects, and anyone who wants to learn about the architecture of the
Xilinx Versal ACAP device

Prerequisites
▪ Comfort with the C/C++ programming language
▪ Vitis™ IDE software development flow
▪ Hardware development flow with the Vivado® Design Suite
▪ Basic knowledge of UltraScale™/UltraScale+™ FPGAs and Zynq®
UltraScale+ MPSoCs
Software Tools
▪ Vivado Design Suite 2020.2
▪ Vitis unified software platform 2020.2
▪ PetaLinux Tools 2020.2
Hardware
▪ Architecture: Xilinx Versal ACAPs


Registration: Register online in our secure store

 

 

After completing this comprehensive training, you will have the
necessary skills to:
▪ Describe the Versal ACAP architecture at a high level
▪ Describe the various engines in the Versal ACP device
▪ Use the various blocks from the Versal architecture to create
complex systems
▪ Perform system-level simulation and debugging
▪ Identify and apply different design methodologies

Course Outline

Day 1

▪ Introduction
Talks about the need for Versal devices and gives an overview of the different Versal families. {Lecture}
Architecture Overview
Provides a high-level overview of the Versal architecture, illustrating the various engines available in the the Versal architecture. {Lecture}
Design Tool Flow
Maps the various engines in the Versal architecture to the tools required and describes how to target them for final image assembly. {Lecture, Lab}
Adaptable Engines (PL)
Describes the logic resources available in the Adaptable Engine. {Lecture}
▪ Clocking Architecture
Discusses the clocking architecture, clock buffers, clock routing, clock management functions, and clock de-skew. {Lecture, Lab}
SelectI/O Resources
Describes the I/O bank, SelectIO™ interface, and I/O delay features. {Lecture}
Processing System
Reviews the Cortex™-A72 processor APU and Cortex-R5 processor RPU that form the Scalar Engine. The platform management controller (PMC), processing system manager
(PSM), I/O peripherals, and PS-PL interfaces are also covered. {Lecture}
PMC, Boot, and Configuration
Describes the platform management controller, platform loader and manager (PLM) software and boot and configuration. {Lecture, Lab}
System Interrupts
Discusses the different system interrupts and interrupt controllers. {Lecture}

Day 2

Timers, Counters, and RTC Provides an overview of timers and counters, including the system counter, triple timer counter (TTC), watchdog timer, and real-time clock (RTC). {Lecture}
Software Build Flow
Provides an overview of the different build flows, such as the do it yourself, Yocto Project, and PetaLinux tool flows. {Lecture, Lab}
Software Stack
Reviews the Versal ACAP bare-metal, FreeRTOS, and Linux software stack and their components. {Lecture}
DSP Architecture
Describes the DSP58 slice and compares the DSP58 slice with the DSP48 slice. DSP58 modes are also covered in detail. {Lecture}
Versal AI Engine
Discusses the AI Engine array architecture, terminology, and AIE interfaces. {Lecture}
NoC Introduction and Concepts
Covers the reasons to use the network on chip, its basic elements, and common terminology. {Lecture, Lab}
Device Memory
Describes the available memory resources, such as block RAM, UltraRAM, LUTRAM, embedded memory, OCM, and DDR. The integrated memory controllers are also covered. {Lecture}
Programming Interfaces
Reviews the various programming interfaces in the Versal ACAP. {Lecture}
Versal Application Partitioning
Covers what application partitioning is and how the mapping of resources based on the models of computation can be performed. {Lecture}

Day 3

CCIX and PCIe Module (CPM)
Provides an overview of the CCIX PCIe module and describes the PL and CPM PCIe blocks. {Lecture}
Transceivers
Describes the transceivers in the Versal ACAP. {Lecture}
Power, Thermal, and PCB
Discusses the power domains in the Versal ACAP as well as power optimization and analysis techniques. Thermal design challenges are also covered. {Lecture}
▪ Debugging
Covers the Versal ACAP debug interfaces, such as the test
access port (TAP), debug access port (DAP) controller, and
high-speed debug port (HSDP). {Lecture, Lab}
▪ Security Features
Describes the security features of the Versal ACAP. {Lecture}
▪ System Simulation
Explains how to perform system-level simulation in a Versal ACAP design. {Lecture, Lab}
System Design Methodology
Reviews the Xilinx methodology for designing a system. {Lecture}

 PDF version of this page.

Enroll Now.

Scheduled Embedded Courses

Zynq SoC System Architecture
April 28 - April 29: 09:00 am - 05:00 pm
* This course focuses on the Zynq-7000 SoC. Check with your local Authorized Training Provider for...

Designing with the Versal ACAP: Power & Board Design
May 07 : 09:00 am - 05:00 pm
This course provides a system-level understanding of power and thermal issues related to designing...

Designing with Versal AI Engine 1:Architecture & Design Flow
May 11 - May 12: 09:00 am - 05:00 pm
After completing this comprehensive training, you will have thenecessary skills to:▪ Describe the...

(Workshop) Embedded & Accelerating Applications w/Vitis Unified Software
May 17 : 09:00 am - 05:00 pm
After completing this comprehensive training, you will have thenecessary skills to: ▪ Implement...

Zynq UltraScale+ MPSoC
May 18 - May 20: 10:00 am - 06:00 pm
This course provides an overview of the capabilities and support for the Zynq® UltraScale+™ MPSoC...

Accelerating Applications with the Vitis Unified Software Environment
May 27 - May 28: 09:00 am - 05:00 pm
Learn how to develop, debug, and profile new or existing C/C++ and RTL applications in the Vitis™...

Designing with the Versal ACAP: NoC
June 02 : 09:00 am - 05:00 pm
This course introduces the Versal™ ACAP network on chip (NoC) to users familiar with Xilinx...

Embedded Design with PetaLinux Tools
June 03 - June 04: 09:00 am - 05:00 pm
Level: Embedded Software 4 Course Duration: 2 days Price: $1600 or 16 Xilinx Training Credits...

Designing with Versal AI Engine 2:Graph Programming w/AI Engine Kernels
June 10 - June 11: 09:00 am - 05:00 pm
After completing this comprehensive training, you will have thenecessary skills to:▪ Describe the...

Designing with Versal AI Engine 3:Kernel Programming & Optimization
June 30 - July 01: 09:00 am - 05:00 pm
This course covers the advanced features of the Versal™ ACAP AI Engine, including debugging an...

Alternative Dates and Locations

Faster Technology is able to deliver both private classes at client sites and also public classes at alternate locations and dates.  If there are no currently scheduled classes listed above or if none of the classes are convenient, please tell us what dates and locations will meet your needs.  No obligation necessary.