Essentials of Microprocessors

EMBD 1 | EMBD11000-13-ILT (v1.0)

Course Description

Learn what makes microprocessors tick! This class offers insights into all major aspects of microprocessors, from registers through coprocessors and everything in between. Differences between RISC and CISC architectures are explored as well as the concept of interrupts. A generic microprocessor is programmed and run in simulation to reinforce the principles learned in the lecture modules. The student will leave the class well prepared for the Xilinx Zynq training curriculum.

* This course does not focus on any particular architecture. Check with your local Authorized Training Provider for specifics or other customizations.

Level: EMBD 1
Course Duration: 1 days
Price: $800 or 8 Xilinx Training Credits
Course Part Number: EMBD11000-13-ILT
Who Should Attend?: Novices to microprocessors or those who just need a refresher on microprocessor architecture.
Registration: Register online in our secure store

Prerequisites

  • None

Software Tools

  • Microprocessor simulator provided with the lab materials

Hardware

  • Architecture: N/A*
  • Demo board: None*

After completing this comprehensive training, you will have the necessary skills to:

  • Describe the key components of a generic microprocessor
  • List common peripherals used with a microprocessor
  • Write a simple assembly language program
  • Describe the process of converting assembly language program into usable code

Course Outline

  • Overview of a Generic Microprocessor
  • Exercise 1 – Generic Microprocessor Block Diagram
  • Generic Assembly Language
  • Exercise 2 – Playing Computer
  • Lab 1: Programming the Generic Microprocessor
  • Generic Interrupts
  • Lab 2: Write an Interrupt-Driven Program
  • Interfacing with Memory
  • Advanced Microprocessor Features
  • Processor Architecture Comparison

Lab Descriptions

  • Lab 1: Programming the Generic Microprocessor - Explore how to control a basic microprocessor and move data to and from memory by using assembly language.
  • Lab 2: Write an Interrupt-Driven Program – Examine the benefits of coding by using interrupts to detect external activities. Special interrupt instructions are covered, including enabling and disabling interrupts, writing interrupt handlers, and how the stack and registers are affected during an interrupt.

PDF version of this page.

Enroll Now.

Scheduled Embedded Courses

Free Workshop! Migrating from ISE & Spartan 6 to Vivado & 7 Series
June 03 : 09:00 am - 05:00 pm
After completing this comprehensive training, you will have the necessary skills to: ▪ Analyze...

*FREE Workshop! Using Vision-based App w/ the Kria KV260 Vision AI Starter Kit & SOM
June 06 - June 07: 10:30 am - 04:00 pm
After completing this comprehensive training, you will have the necessary skills to: ▪ Describe the...

Zynq UltraScale+ MPSoC *Confirmed to run!
June 06 - June 09: 11:00 am - 05:00 pm
Course DescriptionThis course provides an overview of the capabilities and support for the Zynq®...

Designing FPGAs Using the Vivado Design Suite 3
June 09 - June 10: 09:00 am - 05:00 pm
 This course demonstrated timing closure techniques, such are baselining,...

Designing with the IP Integrator Tool
June 17 : 09:00 am - 05:00 pm
After completing this comprehensive training, you will have the necessary skills to:▪ Describe the...

Accelerating Applications with the Vitis Unified Software Environment
June 20 - June 22: 09:00 am - 05:00 pm
After completing this comprehensive training, you will have the necessary skills to:▪ Describe how...

Designing with Versal AI Engine 2:Graph Programming w/AI Engine Kernels
July 07 - July 08: 09:00 am - 05:00 pm
After completing this comprehensive training, you will have thenecessary skills to:▪ Describe the...

Zynq UltraScale+ MPSoC
July 11 - July 14: 11:00 am - 05:00 pm
EMBDZUPMPSoC Course DescriptionThis course provides an overview of the capabilities and support...

Designing w/the Xilinx Serial Transceivers
July 14 - July 15: 09:00 am - 05:00 pm
Learn how to employ serial transceivers in UltraScale™ and UltraScale+™ FPGA designs or Zynq®...

Designing with the Versal ACAP: PCI Express System
July 25 - July 26: 09:00 am - 05:00 pm
Course OutlineDay 1 ▪ Introduction to PCI ExpressIntroduces the course and discusses a few key...

Alternative Dates and Locations

Faster Technology is able to deliver both private classes at client sites and also public classes at alternate locations and dates.  If there are no currently scheduled classes listed above or if none of the classes are convenient, please tell us what dates and locations will meet your needs.  No obligation necessary.