Designing FPGAs Using the Vivado Design Suite 1


Course Description

This course offers introductory training on the Vivado® Design Suite and demonstrates the FPGA design flow for those uninitiated to FPGA design.
The course provides experience with:
▪ Creating a Vivado Design Suite project with source files
▪ Simulating a design
▪ Performing pin assignments
▪ Applying basic timing constraints
▪ Synthesizing and implementing
▪ Debugging a design
▪ Generating and downloading a bitstream onto a demo board
What's New for 2020.1
▪ Introduction to FPGA Architecture, 3D ICs, SoCs: Description of 20nm FPGA capabilities
▪ HDL Coding Techniques: Auto-pipelining considerations
▪ Vivado Synthesis and Implementation: Clarification on PhysOpt option enablement in the Default implementation strategy
▪ Basics of Static Timing Analysis and Calculating Setup and Hold Timing: Previous Setup and Hold Timing Analysis topic split into these two topics

Level: FPGA 1

Course Duration: 2 days
Price: $1600 or 16 Xilinx Training Credits
Course Part Number: FPGA-VDES1
Who Should Attend?:Digital designers new to FPGA design who need the learn the FPGA design cycle and the major aspects of the Vivado Design Suite.
Registration: Register online in our secure store


  • Basic knowledge of the VHDL or Verilog language
  • Digital design knowledge

Recommended Recorded Videos

  • Basic FPGA Architecture: Slice and I/O Resources
  • Basic FPGA Architecture: Memory and Clocking Resources

Software Tools 

  • Vivado System Edition 2020.1


▪ Architecture: UltraScale™ family**
▪ Demo board: Zynq® UltraScale+™ MPSoC ZCU104 board**

** This course focuses on the UltraScale architecture. Check with your local Authorized Training Provider for the specifics of the in-class lab board or other customizations.
After completing this comprehensive training, you will have the necessary skills to:
▪ Use the New Project Wizard to create a new Vivado IDE project
▪ Describe the supported design flows of the Vivado IDE
▪ Generate a DRC report to detect and fix design issues early in the flow
▪ Use the Vivado IDE I/O Planning layout to perform pin assignments
▪ Synthesize and implement the HDL design
▪ Apply clock and I/O timing constraints and perform timing analysis
▪ Describe the "baselining" process to gain timing closure on a design
▪ Use the Schematic and Hierarchy viewers to analyze and cross-probe a design
▪ Use the Vivado logic analyzer and debug cores to debug a design

Course Outline

Day 1

Introduction to FPGA Architecture, 3D ICs, SoCs
Overview of FPGA architecture, SSI technology, and SoC device architecture {Lecture}
▪ UltraFast Design Methodology: Board and Device Planning
Introduces the methodology guidelines covered in this course and the Ultrafast Design Methodology checklist. {Lecture, Demo}
▪ HDL Coding Techniques
Covers basic digital coding guidelines used in an FPGA design. {Lecture}
▪ Introduction to Vivado Design Flows
Introduces the Vivado design flows: the project flow and non-project batch flow. {Lecture}
▪ Vivado Design Suite Project-based Flow
Introduces the project-based flow in the Vivado Design Suite: creating a project, adding files to the project, exploring the Vivado IDE, and simulating the design.{Lecture, Lab}
▪ Behavioral Simulation
Describes the process of behavioral simulation and the simulation options available in the Vivado® IDE. {Lecture}
▪ Vivado Synthesis and Implementation
Create timing constraints according to the design scenario and synthesize and implement the design. Optionally, generate and download the bitstream to the demo board. {Lecture, Lab}
▪ Basic Design Analysis in the Vivado IDE
Use the various design analysis features in the Vivado Design Suite. {Lab, Demo}
▪ Vivado Design Rule Checks
Run a DRC report on the elaborated design to detect design issues early in the flow. Fix the DRC violations. {Lab}
▪ Vivado Design Suite I/O Pin Planning
Use the I/O Pin Planning layout to perform pin assignments in a design. {Lecture, Lab}
▪ Vivado IP Flow
Customize IP, instantiate IP, and verify the hierarchy of your design IP. {Lecture, Demo, Lab}

Day 2

Introduction to Clock Constraints
Apply clock constraints and perform timing analysis. {Lecture, Demo, Lab}
▪ Generated Clocks
Use the report clock networks report to determine if there are any generated clocks in a design. {Lecture, Demo}
▪ I/O Constraints and Virtual Clocks
Apply I/O constraints and perform timing analysis. {Lecture, Lab}  Timing Constraints Wizard Use the Timing Constraints Wizard to apply missing timing constraints in a design. {Lecture, Lab}
▪ Introduction to Vivado Reports
Generate and use Vivado timing reports to analyze failed timing paths. {Lecture, Demo}
▪ Basics of Static Timing Analysis
Describes the basics of static timing analysis. {Lecture}
▪ Calculating Setup and Hold Timing
Reviews setup and hold timing calculations. {Lecture}
▪ Xilinx Power Estimator Spreadsheet
Estimate the amount of resources and default activity rates for a design and evaluate the estimated power calculated by XPE. {Lecture, Lab}
▪ Introduction to FPGA Configuration
Describes how FPGAs can be configured. {Lecture}
▪ Introduction to the Vivado Logic Analyzer
Overview of the Vivado logic analyzer for debugging a design. {Lecture, Demo}
▪ Introduction to Triggering
Introduces the trigger capabilities of the Vivado logic analyzer. {Lecture}
▪ Debug Cores
Understand how the debug hub core is used to connect debug cores in a design. {Lecture}
▪ Introduction to the Tcl Environment
Introduces Tcl (tool command language). {Lecture, Lab}
▪ Using Tcl Commands in the Vivado Design Suite Project Flow
Explains what Tcl commands are executed in a Vivado Design Suite project flow. {Lecture, Demo}
▪ Tcl Syntax and Structure
Understand the Tcl syntax and structure. {Lecture}

PDF version of this page.

Enroll Now.

Scheduled FPGA Courses

Designing FPGAs Using the Vivado Design Suite 1
June 07 - June 08: 09:00 am - 05:00 pm
This course offers introductory training on the Vivado Design Suite and helps you to understand the...

UltraFast Design Methodology
June 14 - June 15: 09:00 am - 05:00 pm
This course describes the FPGA design best practices and skills to be successful using the Vivado®...

Designing with the UltraScale & US+ Architecture
June 28 - June 29: 09:00 am - 05:00 pm
This course introduces the UltraScale™ and UltraScale+™architectures to both new and experienced...

High-Level synthesis w/ the Vitis HLS Tool
July 26 - July 27: 09:00 am - 05:00 pm
After completing this comprehensive training, you will have thenecessary skills to:▪ Enhance...

Designing FPGAs Using the Vivado Design Suite 4
July 29 - July 30: 09:00 am - 05:00 pm
This course tackles the most sophisticated aspects of the Vivado Design Suite and Xilinx hardware....

C-Based Design: High-Level synthesis with the Vivado HLx Tool
August 02 - August 03: 09:00 am - 05:00 pm
This course provides a thorough introduction to the Vivado®High-Level Synthesis (HLS) tool.The...

Alternative Dates and Locations

Faster Technology is able to deliver both private classes at client sites and also public classes at alternate locations and dates.  If there are no currently scheduled classes listed above or if none of the classes are convenient, please tell us what dates and locations will meet your needs.  No obligation necessary.