Designing with the Versal AI Engine 3:Kernel Programming & Optimization

ACAP-AIE3

Course Description 2021.2


This course covers the advanced features of the Versal™ ACAP AI Engine, including debugging an application in the Vitis™ unified software platform, using filter intrinsics, implementing a system design in hardware, and optimizing an AI Engine kernel program.
The emphasis of this course is on:
▪ Reviewing the advanced features of the Versal ACAP AI Engine architecture
▪ Optimizing AI Engine kernels using compiler directives, programming style, and efficient movement of data
▪ Describing C++ kernel template functionality
▪ Identifying the different types of kernel instance states
▪ Using AI Engine filter intrinsics and programming a FIR filter using filter intrinsics
▪ Debugging applications using the Vitis unified software platform
▪ Describing the Xilinx Add-on for MATLAB and Simulink tool for AI Engine kernel development

What's new for 2021.1

  • System Generator for DSP is now a part of Vitis Model Composer
  • All Labs have been updated to the latest software version

 

Level: ACAP 4
Course Duration: 2 days
Price: $1600 or 16 Xilinx Training Credits
Course Part Number: ACAP-AIE3

Who Should Attend? – Software and hardware developers, system architects, and anyone who needs to accelerate their software applications using Xilinx devices
Prerequisites
▪ Comfort with the C/C++ programming language
▪ Software development flow
▪ Vitis software for application acceleration development flow
▪ Designing with Versal AI Engine 1 and 2
Software Tools
▪ Vitis unified software platform 2021.1
Hardware
▪ Architecture: Xilinx Versal ACAPs


Registration: Register online in our secure store

 

 

 After completing this comprehensive training, you will have the
necessary skills to:
▪ Utilize various AI Engine kernel optimization techniques, such as compiler directives, software pipelining, coding for performance, and core utilization
▪ Apply C coding guidelines for performance improvement, including function inlining, pointer restricting, and code shuffling
▪ Identify and debug the various problems that arise in application development
▪ Implement an AI Engine kernel using intrinsics for a symmetric FIR with mul4_sym and mac4_sym
▪ Implement an AI Engine kernel using a non-symmetric FIR with mul4_nc and mac4_nc
▪ Debug an application using the simulation debugging methodology and event traces
▪ Use Vitis Model Composer for AI Engine kernel development and modeling of a heterogeneous device

Course Outline

Day 1

 AI Engine Architecture
▪ AI Engine Architecture
Introduces the architecture of the AI Engine and describes the AI Engine interfaces that are available, including the memory, lock,  core debug, cascaded stream, and AXI-Stream interfaces.  {Lecture}
Versal AI Engine Data Movement and Interfaces
Describes the memory module architecture for the AI Engine and how memory can be accessed by the AI Engines in the AI Engine  arrays. Also reviews the AI Engine array interfaces. {Lecture}
Overview of AI Engine Kernel Optimization
Explains the various AI Engine kernel optimization techniques,  such as compiler directives, software pipelining, coding for performance, and core utilization. {Lecture}
*AI Engine Kernel Optimization – Compiler Directives
Describes the usage of compiler directives for loop unrolling, loop flattening, and software pipelining to help improve the  performance of AI Engine kernels. {Lecture}
▪ AI Engine Kernel Optimization – Coding Style
Covers the C coding guidelines for performance improvement, including function inlining, pointer restricting, and code shuffling. Also covers calculating AI Engine utilization for the kernels to help  improve performance. The lab illustrates applying kernel  optimization techniques such as the restrict keyword, custom
pragmas, and code restructuring. {Lecture, Lab}
Advanced C++ Kernel Programming
Provides an overview of C++ kernel template functionality and the different types of states and kernel instance states using C++ classes. Also covered are kernel instance states with scalar parameters in a constructor as well as kernel instance states with array parameters in a constructor. {Lecture, Lab}

Day 2 

*Vector Data Types (Review)
Provides an AI Engine functional overview and identifies the  supported vector data types and high-width registers for allowing  single instruction, multiple data (SIMD) instructions. {Lecture}
AI Engine Symmetric Filter Implementation
Describes advanced MAC intrinsic syntax, including the intrinsics for symmetric FIR implementation, such as mul4_sym and  mac4_sym. Also provides guidelines for choosing the right  fixed-point intrinsics for a FIR filter. {Lecture, Lab}

▪ AI Engine Non-Symmetric Filter Implementation
Describes the intrinsics for non-symmetric FIR implementations,
such as mul4_nc and mac4_nc. Also provides guidelines for choosing the right intrinsics for a FIR filter. {Lecture}
Floating-Point Operations
Reviews the floating-point operations fpmul, fpmac, and fpmsc as  well as the fully configurable, floating-point intrinsics fpmac_conf. {Lecture}
Debugging AI Engine Applications 1
Describes the application simulation debugging methodology as  well as debugging with event traces, such as AI Engine events, DMA events, lock events, and stream events. Also demonstrates  how to visualize these events in the Vitis unified software platform. {Lecture, Lab}
Debugging AI Engine Applications 2 (Use Cases)
Reviews various use cases of problems that arise, such as  memory conflicts and deadlock analysis. Also covers performance analysis (profiling) in hardware. {Lecture}
▪ Vitis Model Composer for AI Engine  Development
Introduces Vitis Model Composer how it can help with developing AI Engine kernels and modeling a heterogeneous device. {Lecture}

PDF Version

Enroll Now.

Scheduled Embedded Courses

Designing FPGAs Using the Vivado Design Suite 2
October 12 - October 13: 09:00 am - 05:00 pm
This course shows you how to build an effective FPGA design using synchronous design techniques,...

Designing w/the Xilinx Serial Transceivers
October 21 - October 22: 09:00 am - 05:00 pm
Learn how to employ serial transceivers in UltraScale™ and UltraScale+™ FPGA designs or Zynq®...

Zynq UltraScale+ MPSoC
October 26 - October 28: 09:00 am - 05:00 pm
This course provides an overview of the capabilities and support for the Zynq® UltraScale+™ MPSoC...

Designing w/the DFX Using the Vivado Design Suite
October 28 - October 29: 09:00 am - 05:00 pm
Check with your local Authorized Training Provider for the specifics of the in-class lab board or...

Designing with the IP Integrator Tool
November 03 : 09:00 am - 05:00 pm
After completing this comprehensive training, you will have the necessary skills to:▪ Describe the...

Designing with the Versal ACAP: Architecture & Methodology
November 15 - November 17: 09:00 am - 05:00 pm
 After completing this comprehensive training, you will have thenecessary skills to:▪ Describe...

Zynq UltraScale+ MPSoC
November 16 - November 18: 09:00 am - 05:00 pm
This course provides an overview of the capabilities and support for the Zynq® UltraScale+™ MPSoC...

(Workshop) Embedded & Accelerating Applications w/Vitis Unified Software
November 18 : 09:00 am - 05:00 pm
After completing this comprehensive training, you will have thenecessary skills to: ▪ Implement...

Designing with Versal AI Engine 2:Graph Programming w/AI Engine Kernels
November 30 - December 01: 09:00 am - 05:00 pm
After completing this comprehensive training, you will have thenecessary skills to:▪ Describe the...

Embedded Design with PetaLinux Tools
December 06 - December 07: 09:00 am - 05:00 pm
Level: Embedded Software 4 Course Duration: 2 days Price: $1600 or 16 Xilinx Training Credits...

Alternative Dates and Locations

Faster Technology is able to deliver both private classes at client sites and also public classes at alternate locations and dates.  If there are no currently scheduled classes listed above or if none of the classes are convenient, please tell us what dates and locations will meet your needs.  No obligation necessary.