Designing with the Zynq UltraScale+ RFSoC (3-day)

Course Part Number-CONN-RFSOC

Course Description

This course provides an overview of the hard block capabilities for the Zynq® UltraScale+™ RFSoC family with a special emphasis on the RF Data Converter and Soft-Decision FEC blocks.
The focus is on:
▪ Describing the RFSoC family in general
▪ Identifying applications for the RF Data Converter and SD-FEC blocks
▪ Configuring, simulating, and implementing the blocks
▪ Verifying the RF Data Converter on real hardware
▪ Reviewing power estimation to help identify the power demands of the RFSoC device in various operating modes
▪ Identifying proper layout and PCB considerations since the Zynq
UltraScale+ RFSoC is both a high-speed and an analog and digital device
What's New for 2021.1
▪ Overview Modules
▪ Updated to DUAL/QUAD nomenclature
▪ Updated Gen3 general parameters
▪ Updated Gen3 evaluation boards
▪ RF-ADC and RF-DAC Modules
▪ Updated to 2021.1 software
▪ Added more functionality details
Data Converter Practice
▪ Added frequency planning
▪ Added RF data converter design example

Level: Connectivity 3 

Course Duration: 3 days 

Price: $2400 or 24 Xilinx Training Credits
Course Part Number: CONN-RFSOC 
Who Should Attend?: Hardware designers interested in understanding the architecture and capabilities of the Zynq UltraScale+ RFSoC data converter and SD-FEC hard blocks. 

Prerequisites

   Suggested: Understanding of the Zynq UltraScale+ MPSoC    architecture 

  • Basic familiarity with data converter terms and principles 
  • Basic familiarity with forward error correction terms and principles

Software Tools

  •  Vivado Design Suite 2021.1
  •  Vitis unified software platform (***vitis_version_number***)

Hardware

  • Host computer for running the above software
  • Zynq UltraScale+ RFSoC ZCU111 board 

  Contact us for the specifics of the in-class lab board or other customizations.

* This course focuses on the Zynq UltraScale+ RFSoC architecture.
Check with your local Authorized Training Provider for the specifics of
the in-class lab board or other customizations.
After completing this comprehensive training, you will have the
necessary skills to:


▪ Describe in general the new Zynq UltraScale+ RFSoC family
▪ Identify typical applications for the RF data converters
▪ Describe the architecture and functionality of the RF-ADC
▪ Utilize the RF-ADC via configuration, simulation, and
implementation
▪ Describe the architecture and functionality of the RF-DAC
▪ Utilize the RF-DAC via configuration, simulation, and
implementation
▪ Verify RF data converter performance using the ZCU111 board
▪ Identify the requirements and options for data converter PCB
designs
▪ Describe the architecture and functionality of the SD-FEC hard IP
▪ Utilize the SD-FEC via configuration, simulation, and
implementation

Course Outline

▪ Zynq UltraScale+ RFSoC Overview
Overview of the Zynq UltraScale+ RFSoC architecture, including
brief introductions to RF, RF data converter solutions, SD-FEC
solutions, driver support, and tool support. {Lectures}
▪ RFSoC ADC
Covers the basics of RF-ADCs. Reviews RF-ADC architecture,
functionality, interfaces, configuration, and driver support.
{Lectures, Demo, Lab}
▪ RFSoC DAC
Covers the basics of RF-DACs. Reviews RF-DAC architecture,
functionality, interfaces, configuration, and driver support.
{Lectures, Demo, Lab}
▪ RFSoC Hardware
Provides an overview of the ZCU111 board and describes board
setup. {Lecture, Practice}
▪ RFSoC Data Converter Design
Describes common features, the design flow, utilizing the
example design by simulation and implementation, and
verification of RF data converter functionality on real hardware.
Includes practice of using a software driver to modify RF data
converter parameters. {Lectures, Labs}
▪ RFSoC Data Converter Practice
Provides practical RF data converter experience using the the
ZCU111 evaluation tool and the RF analyzer tool. Demonstrates a
PYNQ-based application to validate QPSK streams. Describes
RF data converter frequency planning. {Lectures, Practices}
▪ PCB Design for RFSoC Devices
Describes power requirements, performing power estimation, and
utilizing the power design. Analog signal requirements, PCB
materials and layer stackup options, and analog trace design are also covered. {Lectures}
RFSoC SD-FEC
Covers the basics of forward error correction. Reviews SD-FEC
architecture, functionality, interfaces, configuration, and driver
support. {Lectures, Demo, Lab}

PDF version of this page

Enroll Now

Scheduled Embedded Courses

Free Workshop! Migrating from ISE & Spartan 6 to Vivado & 7 Series
June 03 : 09:00 am - 05:00 pm
After completing this comprehensive training, you will have the necessary skills to: ▪ Analyze...

*FREE Workshop! Using Vision-based App w/ the Kria KV260 Vision AI Starter Kit & SOM
June 06 - June 07: 10:30 am - 04:00 pm
After completing this comprehensive training, you will have the necessary skills to: ▪ Describe the...

Zynq UltraScale+ MPSoC *Confirmed to run!
June 06 - June 09: 11:00 am - 05:00 pm
Course DescriptionThis course provides an overview of the capabilities and support for the Zynq®...

Designing FPGAs Using the Vivado Design Suite 3
June 09 - June 10: 09:00 am - 05:00 pm
 This course demonstrated timing closure techniques, such are baselining,...

Designing with the IP Integrator Tool
June 17 : 09:00 am - 05:00 pm
After completing this comprehensive training, you will have the necessary skills to:▪ Describe the...

Accelerating Applications with the Vitis Unified Software Environment
June 20 - June 22: 09:00 am - 05:00 pm
After completing this comprehensive training, you will have the necessary skills to:▪ Describe how...

Designing with Versal AI Engine 2:Graph Programming w/AI Engine Kernels
July 07 - July 08: 09:00 am - 05:00 pm
After completing this comprehensive training, you will have thenecessary skills to:▪ Describe the...

Zynq UltraScale+ MPSoC
July 11 - July 14: 11:00 am - 05:00 pm
EMBDZUPMPSoC Course DescriptionThis course provides an overview of the capabilities and support...

Designing w/the Xilinx Serial Transceivers
July 14 - July 15: 09:00 am - 05:00 pm
Learn how to employ serial transceivers in UltraScale™ and UltraScale+™ FPGA designs or Zynq®...

Designing with the Versal ACAP: PCI Express System
July 25 - July 26: 09:00 am - 05:00 pm
Course OutlineDay 1 ▪ Introduction to PCI ExpressIntroduces the course and discusses a few key...

Alternative Dates and Locations

Faster Technology is able to deliver both private classes at client sites and also public classes at alternate locations and dates.  If there are no currently scheduled classes listed above or if none of the classes are convenient, please tell us what dates and locations will meet your needs.  No obligation necessary.