Designing with the Versal ACAP: PCI Express Systems

ACAP-PCIE

Course Description

This course introduces the features and capabilities of the PCIe® and Cache Coherent Interconnect blocks in the Versal™ architecture.
Learn how to implement a Versal PCI Express solution in custom applications to improve time to market.
The emphasis of this course is on:

▪ Describing the Xilinx PCI Express design methodology
▪ Enumerating various Xilinx PCI Express core products
▪ Selecting the PCI Express IP cores from the Vivado® Design Suite
▪ Generating PCI Express example designs and simple applications
▪ Identifying the advanced capabilities of the PCIe specification
This course also focuses on the AXI-Streaming interconnect.

Level: Connectivity 3
Course Duration: 2 days
Price: $1600 or 16 Xilinx Training Credits
Course Part Number: ACAP-PCIE

Who Should Attend?
▪ Hardware designers who want to create applications using Xilinx IP  cores for PCI Express
▪ Software engineers who want to understand the deeper workings of the Xilinx PCI Express solution
▪ System architects who want to leverage key Xilinx advantages related to performance, latency, and bandwidth in PCI Express applications
Prerequisites
▪ Experience with the PCI/PCIe specification protocol
▪ Knowledge of VHDL or Verilog
▪ Some experience with Xilinx implementation tools
▪ Some experience with a simulation tool, preferably the Vivado®
simulator
▪ Moderate digital design experience
Software Tools
▪ Vivado Design Suite 2020.2
Hardware
▪ Architecture: Xilinx Versal ACAPs


Registration: Register online in our secure store

 

 

After completing this comprehensive training, you will have the necessary skills to:
▪ Construct a basic PCI Express system by:
▪ Selecting the appropriate core for an application
▪ Specifying the requirements of an endpoint application
▪ Connecting this endpoint to the core
▪ Utilizing FPGA resources to support the core
▪ Simulating the design
▪ Identify the advanced capabilities of the PCI Express specification protocol and feature set

Course Outline

Day 1

▪ Introduction to PCI Express

Introduces the course and discusses a few key topics of the PCI
Express protocol. {Lecture, Lab}
Versal ACAP PCIe Solutions Overview
Provides an overview of the Xilinx PCI Express solutions in the Versal architecture and identifies key differentiators. {Lecture}
PCIe Block Architecture and Functionality
Describes the PL PCIe block architecture. You will learn details on the block features and functionality. {Lecture}
▪ PCIe Block Interfaces Overview
Provides an overview of the PL PCIe block interfaces. Deeper discussion on physical layer and general interfaces. {Lecture}
PCIe Block Requester Interfaces
Reviews the requester AXI4-Streaming core interfaces. You will  learn how to utilize packet descriptors for request interfaces. {Lecture}
PCIe Block Completer Interfaces
Reviews the completer AXI4-Streaming core interfaces. You will learn how to utilize packet descriptors for completion interfaces. {Lecture, Lab}
▪ PCIe Block Customization
Illustrates customizing the PL PCIe block. You will learn how to utilize the various configuration options. {Lecture, Lab}
PCIe Block Testbench and Simulation
Discusses PCIe block simulation. You will learn how to utilize the generated example design to verify the functionality of the PL PCIe solution. {Lecture, Lab}

Day 2

PCIe Block Implementation
Discusses implementation topics. You will review the placement recommendations for the PL PCIe blocks, transceivers, clocks, and resets. {Lecture}
PL PCIe Block Debugging Overview
Describes the PCI Express debugging options in the Versal ACAP PCI Express physical and transaction layers. You will learn how to perform PCI Express link debug. {Lecture}
▪ Introduction to DMA
Reviews DMA basics and describes DMA in the context of the PCI Express standard. {Lecture}
▪ PL PCIe XDMA-Bridge Subsystem
Describes the Xilinx XDMA architecture and features as well as DMA descriptor usage and interface options. You will learn how to utilize the Xilinx XDMA subsystem. {Lecture, Lab}
PL PCIe QDMA Subsystem
Describes the Xilinx QDMA architecture and features. You will learn how to utilize the Xilinx QDMA subsystem and its queue usage. {Lecture}
▪ CPM4 Architecture and Functionality
Describes the CPM4 block architecture and functionality. You will learn the commonalities and differences to the PL PCIe solution. {Lecture}
CPM Block Customization
Reviews the configuration options of the CIPS CPM block. You will learn how to customize the CPM PCIe block. {Lecture}
▪ CPM IP Use Cases
Describes typical use cases for the Versal ACAP PCI Express solutions to enable you to select the right solution for your design requirements. {Lecture, Lab}

PDF version

Enroll Now.

Scheduled Embedded Courses

Zynq UltraScale+ MPSoC
June 29 - July 01: 09:00 am - 05:00 pm
This course provides an overview of the capabilities and support for the Zynq® UltraScale+™ MPSoC...

*Confirmed to run! Designing with Versal AI Engine 1:Architecture & Design Flow
June 30 - July 01: 09:00 am - 05:00 pm
After completing this comprehensive training, you will have thenecessary skills to:▪ Describe the...

Designing with the Versal ACAP: PCI Express System
July 06 - July 07: 09:00 am - 05:00 pm
Course OutlineDay 1 ▪ Introduction to PCI ExpressIntroduces the course and discusses a few key...

Designing FPGAs Using the Vivado Design Suite 2
July 08 - July 09: 09:00 am - 05:00 pm
This course shows you how to build an effective FPGA design using synchronous design techniques,...

(Workshop) Embedded & Accelerating Applications w/Vitis Unified Software
July 12 : 09:00 am - 05:00 pm
After completing this comprehensive training, you will have thenecessary skills to: ▪ Implement...

Migrating to Vitis Embedded Software Development IDE
July 21 : 09:00 am - 05:00 pm
After completing this comprehensive training, you will have thenecessary skills to:▪ Develop and...

Designing with Versal AI Engine 3:Kernel Programming & Optimization
July 22 - July 23: 09:00 am - 05:00 pm
This course covers the advanced features of the Versal™ ACAP AI Engine, including debugging an...

Zynq UltraScale+ MPSoC
July 27 - July 29: 09:00 am - 05:00 pm
This course provides an overview of the capabilities and support for the Zynq® UltraScale+™ MPSoC...

*Confirmed to run! Designing w/the Versal ACAP: Power & Board Design
July 28 : 09:00 am - 05:00 pm
This course provides a system-level understanding of power and thermal issues related to designing...

Designing w/the DFX Using the Vivado Design Suite
July 29 - July 30: 09:00 am - 05:00 pm
Check with your local Authorized Training Provider for the specifics of the in-class lab board or...

Alternative Dates and Locations

Faster Technology is able to deliver both private classes at client sites and also public classes at alternate locations and dates.  If there are no currently scheduled classes listed above or if none of the classes are convenient, please tell us what dates and locations will meet your needs.  No obligation necessary.