

PCIE18000-13-ILT (v1.0)

Course Description

This course focuses on the fundamentals of the PCI Express® protocol specification. The typical PCIe architecture, including data space, data movement, and the most commonly used Transaction Layer Packets (TLPs) are covered. Interrupts and error handling are also discussed. Implementation issues are covered in the two-day *Designing a LogiCORE PCI Express System* course.

Level - Connectivity 2

Course Duration - 1 day

Price -

Course Part Number - PCIE18000-13-ILT

Who Should Attend? – FPGA designers, logic designers, and anyone who needs an in-depth knowledge of the PCIe protocol

Prerequisites

None

Software Tools

- None required
- VCD viewer optional

Hardware

- Architecture: N/A*Demo board: None*
- * This course does not focus on any particular architecture. Check with your local Authorized Training Provider for specifics or other customizations.

After completing this comprehensive training, you will have the necessary skills to:

- Interpret various transactions occurring on the link
- Describe the layered architecture and the tasks and packet types each is responsible for
- Properly estimate maximum performance of a link
- Illustrate how errors can be communicated within the system
- Explain the relationship between Virtual Channels (VCs) and Traffic Class (TC) and the interaction with flow control credits

Course Outline

- Introduction
- Introduction to the PCIe Architecture
- Review of the PCIe Protocol
- Packet Formatting Details
- Lab 1: Packet Decoding
- Packet Routing
- Interrupts and Error Management
- Summary

Lab Descriptions

Lab 1: Packet Decoding – This lab explores what really happens on the link between a root complex and the endpoint. Various packets, including the Physical Layer, Data Link Layer, and Transaction Layer packets are explored. Insight as to what is actually transpiring on the lanes becomes a powerful tool for understanding the protocol as well as debugging various link issues.

Register Today

Xilinx's network of Authorized Training Providers (ATP) delivers public and private courses in locations throughout the world. Please contact

PCIe Protocol Overview

Connectivity 2

Course Specification

your closest ATP for more information, to view schedules, or to register online.

Visit **www.xilinx.com/training** and click on the region where you want to attend a course.

Americas, contact your training provider at

www.xilinx.com/training/atp.htm#NA or send your inquiries to registrar@xilinx.com.

Europe, contact your training provider at

www.xilinx.com/training/atp.htm#EU or send your inquiries to eurotraining@xilinx.com.

Asia Pacific, contact your training provider at www.xilinx.com/training/atp.htm#AP, or send your inquiries to education_ap@xilinx.com, or call +852-2424-5200.

Japan, contact your training provider at www.xilinx.com/training/atp.htm#JP, or send your inquiries to education_kk@xilinx.com, or call +81-3-6744-7970.