SDSoC Development Environment and Methodology  


Course Description

This one-day course is structured to help designers new to the SDSoC™ development environment to quickly understand the full "end-user" tool flow to create accelerated systems. The focus is on utilizing the tools to accelerate an existing design at the system architecture level, not on the optimization of the accelerator microarchitectures.  Several optional modules are provided to quickly provide students with the necessary background on both hardware and software. 

Level: Embedded 2
Course Duration: 1 days
Price: $800 or 8 Xilinx Training Credits
Course Part Number: EMBD-SDSOC
Who Should Attend?: Anyone interested in quickly adding hardware acceleration to a software system.
Registration: Register online in our secure store


  • Understanding of Zynq®-7000 architecture (with emphasis on ACP, HP ports, and internal routing)
  • Comfort with the C programming language 
  • Familiarity with the Vivado® Design Suite, Vivado HLS tool, and Xilinx SDK 

Software Tools

SDx™ development environment 2018.3


  • Architecture: Zynq-7000 All Programmable SoC*
  • Demo board: Zynq-7000 All Programmable SoC ZC702 or Zed board*

* This course focuses on the Zynq-7000 All Programmable SoC. Contact us for the specifics of the in-class lab board or other customizations.

After completing this comprehensive training, you will have the necessary skills to:


  • Identify candidate functions for hardware acceleration by using the TCF profiling tool
  • Use the System Debugger's capabilities to control the execution flow and examine memory and variables during a debug session 
  • Move designated software functions to hardware and estimate the performance of the accelerator and the effect on the entire system 
  • Use the hardware/software event trace to understand the performance of an application given the workload, hardware/software partitioning, and system design choices 


Course Outline


  • Zynq AP SoC Architecture Support for Accelerators [Optional] 
  • Software Overview [Optional] 
  • Introduction to the SDSoC Tool {Lecture} 
  • SDSoC Tool Flow {Lecture, Demo, Lab} 
  • Application Debugging {Lecture, Demo, Lab} 
  • Application Profiling {Lecture, Demo, Lab} 
  • Understanding Estimations in the SDSoC Tool {Lecture, Demo, Lab}
  • QEMU Emulation {Lab} 
  • Hardware/Software Event Tracing {Lecture, Lab} 



Topic Descriptions


  • Zynq AP SoC Architecture Support for Accelerators [Optional] – Discusses the relevant aspects of the Zynq All Programmable SoC architecture for accelerator design. The focus is on AXI ports and protocols, system latency, and memory utilization. 
  • Software Overview [Optional] – Provides a thorough understanding of how the integrated design environment works, including how the compiler and linker behave, basics of makefiles, DMA usage, and variable scope. 
  • Introduction to the SDSoC Tool {Lecture} – Introduces the purpose, underlying structures, and basic functionality of the SDSoC development environment. 
  • SDSoC Tool Flow {Lecture, Demo, Lab} – Explains the complete development flow of the SDSoC integrated development environment (IDE). 
  • Application Debugging {Lecture, Demo, Lab} – Through the use of the System Debugger, students will learn how to follow the control flow in an executing application and see the effects of the code on memory to successfully debug software issues. 
  • Application Profiling {Lecture, Demo, Lab} – Profiling is the process that identifies how the processor is spending its time. Through profiling, the user can quickly identify which functions must be optimized or moved to hardware to satisfy the performance requirements. 
  • Understanding Estimations in the SDSoC Tool {Lecture, Demo, Lab} – Once a function is moved to hardware, questions remain: Will the accelerator fit in hardware? Will it fun fast enough? Estimations can provide the answers. 
  • QEMU Emulation {Lab} – Describes how to use the emulation feature in the SDx IDE. 
  • Hardware/Software Event Tracing {Lecture, Lab} – Hardware/software event tracing helps users understand the performance of their application given the workload, hardware/software partitioning, and system design choices. Such information helps the user to optimize and improve system implementation. 

PDF version of this page.

Enroll Now.

Scheduled Embedded Courses

Zynq UltraScale+MPSoC-Software Developer
June 27 - June 28: 09:00 am - 05:00 pm
This two-day course is structured to provide software designers with a catalog of OS implementation...

Embedded System Design
July 11 - July 12: 09:00 am - 05:00 pm
The course is designed to bring FPGA designers up to speed on developing embedded systems using the...

Zynq UltraScale+MPSoC-System Architect
August 01 - August 02: 09:00 am - 05:00 pm
This two-day online course is structured to provide system architects with an overview of the...

Zynq UltraScale+MPSoC-Software Developer
August 20 - August 21: 09:00 am - 05:00 pm
This two-day course is structured to provide software designers with a catalog of OS implementation...

Designing FPGAs Using the Vivado Design Suite 2
August 22 - August 23: 09:00 am - 05:00 pm
v2016.3 This course shows you how to build an effective FPGA design using synchronous design...

Alternative Dates and Locations

Faster Technology is able to deliver both private classes at client sites and also public classes at alternate locations and dates.  If there are no currently scheduled classes listed above or if none of the classes are convenient, please tell us what dates and locations will meet your needs.  No obligation necessary.