Developing AWS F1 Applications Using the SDAccel Environment 

EMBD-AWS

Course Description

This one-day course is structured to help designers new to the Amazon Web Services (AWS) F1 instance quickly understand the complete flow of design generation for AWS F1. The focus is on utilizing the tools to accelerate a design at the system architecture level and the optimization of the accelerators.

Level: Embedded 2
Course Duration: 1 days
Price: $700 or 7 Xilinx Training Credits
Course Part Number: EMBD-AWS
Who Should Attend?: Anyone interested in quickly adding hardware acceleration to a software system.
Registration: Register online in our secure store

Prerequisites

  • Basic knowledge of Xilinx FPGA architecture 
  • Comfort with the C programming language 
  • Familiarity with OpenCL™ API programming
    ○ Accelerating OpenCL Applications with the SDAccel Environment course or equivalent 

Software Tools

SDx™ development environment 2017.4 

Hardware

 Architecture: AWS-VU9P-F1 (Virtex® UltraScale+™ VU9 FPGA) 

After completing this comprehensive training, you will have the necessary skills to: 

Describe the Amazon Web Services (AWS) F1 instance development flow with the SDAccel™ development environment 

Explain how the SDx™ development environment helps the software developer to focus on applications 

Create kernels from C, C++, OpenCL, or RTL IP 

Describe the RTL kernel interface requirements 

Create a kernel with the RTL Kernel Wizard

Course Outline

  • Introduction to the AWS F1 Instance and the SDAccel Environment {Lecture}
  • Understanding the AWS F1 Hardware and Software Stacks {Lecture} 
  • Introduction to the SDAccel Environment and OpenCL Framework {Lecture}
  • SDx Tools Overview {Lecture} 
  • Creating Kernels and Compiling the Amazon FPGA Image {Lecture}
  • Setting Up an AWS F1 Instance {Lecture, Lab} 
  • Running an Example Design Using the Makefile Flow { Lab} 
  • Running an Example Design Using the GUI Flow {Lab} 
  • Profiling and Optimizing an F1 Accelerator {Lab} 
  • Using the RTL Kernel Wizard to Reuse Existing IP as F1 Accelerators {Lecture, Lab} 

 Topic Descriptions 

  • Introduction to the AWS F1 Instance and the SDAccel Environment {Lecture} – Describes the AWS F1 instance, the benefits of using the F1 instance, and the AWS F1 development flow. 
  • Understanding the AWS F1 Hardware and Software Stacks {Lecture} – Explains the hardware and software stacks of the AWS F1 platform and explains how they work together to provide an acceleration solution. 
  • Introduction to the SDAccel Environment and OpenCL Framework {Lecture} – Explains how software engineers and application developers can benefit from the SDAccel™ development environment and Open Computing Language (OpenCL™) framework. 
  • SDx Tools Overview {Lecture} – Describes the elements of the development flow, such as software emulation, hardware emulation, and system run as well as debugging support for the host code and kernel code. 
  • Creating Kernels and Compiling the Amazon FPGA Image {Lecture} – Explains the steps required to create FPGA kernels, assemble the FPGA program, and compile the Amazon FPGA Image (AFI). 
  • Setting Up an AWS F1 Instance {Lecture, Lab} – Describes how to set up an AWS account, configure the instance, and set up the SDAccel development environment. 
  • Running an Example Design Using the Makefile Flow { Lab} – Walks through running an example design on AWS F1 using the makefile flow. 
  • Running an Example Design Using the GUI Flow {Lab} – Walks through running an example design on AWS F1 using the GUI flow.
  • Profiling and Optimizing an F1 Accelerator {Lab} – Details using the SDAccel development environment to create, profile, and optimize an F1 accelerator. 
  • Using the RTL Kernel Wizard to Reuse Existing IP as F1 Accelerators {Lecture, Lab} – Describes how the SDAccel environment provides RTL kernel developers with a framework to integrate their hardware functions into an application running on a host PC connected to an FPGA via a PCIe® interface. 

PDF version of this page.

Enroll Now.

Scheduled Embedded Courses

Zynq SoC System Architecture 2018.1
January 08 - January 09: 09:00 am - 05:00 pm
* This course focuses on the Zynq-7000 SoC. Check with your local Authorized Training Provider for...

Zynq UltraScale+MPSoC-System Architect-Online
January 10 - January 11: 09:00 am - 05:00 pm
This two-day online course is structured to provide system architects with an overview of the...

Zynq UltraScale+MPSoC-Software Developer-Online
February 07 - February 08: 09:00 am - 05:00 pm
This two-day course is structured to provide software designers with a catalog of OS implementation...

Zynq UltraScale+MPSoC-System Architect
February 14 - February 15: 09:00 am - 05:00 pm
This two-day online course is structured to provide system architects with an overview of the...

Designing FPGAs Using the Vivado Design Suite 2
February 26 - February 27: 09:00 am - 05:00 pm
v2016.3 This course shows you how to build an effective FPGA design using synchronous design...

Zynq UltraScale+MPSoC-Software Developer
February 28 - March 01: 09:00 am - 05:00 pm
v 2017.3 This two-day course is structured to provide software designers with a catalog of OS...

Alternative Dates and Locations

Faster Technology is able to deliver both private classes at client sites and also public classes at alternate locations and dates.  If there are no currently scheduled classes listed above or if none of the classes are convenient, please tell us what dates and locations will meet your needs.  No obligation necessary.