

CPLD13000-9-ILT (v1.0)

Fundamentals of CPLD Design

Course Specification

Course Description

This comprehensive course provides you with an introduction to designing with Xilinx CPLDs by using the ISE™ series software tools. You will learn the basics of ISE software flow and how to interpret CPLD reports for optimum performance designs.

This course covers ISE features such as the Constraints Editor and PACE. Other topics include design planning, implementation options, and global timing constraints. You will ultimately configure a CPLD demo board by using Xilinx configuration software.

Level – Fundamental

Course Duration – 1 day

Price - \$600 or 6 Xilinx Training Credits

Course Part Number - CPLD13000-9-ILT

Who Should Attend? – Digital designers who have working knowledge of basic HDL (VHDL or Verilog) and who are new to Xilinx CPLDs, ISE software, or both

Prerequisites

- Basic HDL knowledge (VHDL or Verilog)
- Digital design experience

Software Tools

Xilinx ISE 9.1i

Recommended Hardware Demo Board

Coolrunner™-II Starter Kit (part number HW-CRII-SK-G)

After completing this comprehensive training, you will have the necessary skills to:

- Describe what products Xilinx offers and where the CoolRunner-II CPLD fits into this offering
- Identify the basic architectural resources of the CoolRunner-II CPLD
- Describe the CPLD tool flow: Design entry, synthesis, implementation, and programming
- Specify global timing constraints and pin assignments
- Access and implement basic and advanced CPLD software options via the ISE software

Course Outline

- Course Agenda
- Introduction to Xilinx Products
- CoolRunner-II CPLD Architecture
- CPLD Software Flow
- Lab 1: Xilinx CPLD Tool Flow
- Reading CPLD Reports
- Global Constraints
- Lab 2: Constraints for CPLDs
- CPLD Software Options
- Lab 3: CPLD Implementation Options

Lab Descriptions

- Lab 1: Xilinx CPLD Tool Flow Create a new project in the Project Navigator of the ISE software. Implement a design by using default software options and configure the CoolRunner-II CPLD demo board with iMPACT, the Xilinx In-System Programming (ISP) software.
- Lab 2: Constraints for CPLDs Use constraints to specify clock frequencies, pin locations, and I/O standards for the CPLD demo board project. Fit the design and analyze the Timing and Fitter Reports to confirm performance and I/O placement.
- Lab 3: CPLD Implementation Options Implement the design with default software options and evaluate the design performance versus design requirements. Apply a global timing constraint for PERIOD to the design. Change the software options and add I/O constraints to meet the design's timing goals.

Register Today

To register for this course or to see a list of currently scheduled classes, please visit our secure **Online Store**.

To request a public or private class, inquire about course offerings, or any other specific Xilinx training needs, please contact Faster Technology through one of the following:

Web: Request a Class

Email: registrar@fastertechnology.com

Phone: 281-391-5482

As a Xilinx Authorized Training Provider (ATP), Faster Technology is the exclusive provider of Xilinx public and private courses in Texas, Louisiana, Oklahoma, and Arkansas.

Visit www.FasterTechnology.com/training-courses to see our full line of Xilinx education courses in the areas of FPGA Design, Embedded Systems Development, Connectivity, DSP Design, Languages, and CPLD Design.



